Towards the Formal Specification of the Requirements and Design of a Processor Interface Unit

نویسندگان

  • David A. Fura
  • Phillip J. Windley
  • Gerald C. Cohen
چکیده

ion PIU-Environment Clock-Level Behavior PIU-Environment Clock-Level Structure PIU Clock Level 1_ Composition Environment Clock Level Figure 2.1: Example PIU Specification Hierarchy Using Clock-Level Composition. Figure 2.2 describes a competing approach where abstraction is performed within the subsystems themselves, before composition. The abstract PIU specification in this case describes the PIU's behavior with respect to its outputs in addition to its internal state. PIU-Environment Transaction-Level Behavior

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A model for specification, composition and verification of access control policies and its application to web services

Despite significant advances in the access control domain, requirements of new computational environments like web services still raise new challenges. Lack of appropriate method for specification of access control policies (ACPs), composition, verification and analysis of them have all made the access control in the composition of web services a complicated problem. In this paper, a new indepe...

متن کامل

Web Service Choreography Verification Using Z Formal Specification

Web Service Choreography Description Language (WS-CDL) describes and orchestrates the services interactions among multiple participants. WS-CDL verification is essential since the interactions would lead to mismatches. Existing works verify the messages ordering, the flow of messages, and the expected results from collaborations. In this paper, we present a Z specification of WS-CDL. Besides ve...

متن کامل

189607 r MOVING FORMAL METHODS INTO PRACTICE : VERIFYING THE FTPP

This report documents the Phase 1 results of an effort aimed at formally verifying a key hardware component, called Scoreboard, of the Fault Tolerant Parallel Processor (FTPP) being built at Charles Stark Draper Laboratory (CSDL). The Scoreboard is part of the FTPP virtual bus that guarantees reliable communication between processors in the presence of Byzantine faults in the system. The Scoreb...

متن کامل

Efficient Verification of PSL Properties

Hardware design engineers increasingly leverage formal properties. Nowadays properties are not only used for the formal verification of a design’s correctness, but also for the communication of design intent, and the specification of a design’s requirements. A formal specification is a first and substantial step to ensure high quality, as the unambiguous syntax leaves no room for misinterpretat...

متن کامل

Relational Specification of Interface Modules for Real-time Systems

Documentation plays a key role as a component of design process, and a preview of a task before it comes to be executed. A well-specified task might not take less implementation time than one without documents, but one of the obvious advantages is that misunderstandings are avoided and readable specification makes it easy for the successive developers to exploit or modify the software or hardwa...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1993